

Solutions

① a Mass action law:


It states that the product of number of electrons in the Conduction band (n) and the number of holes in the Valence band (p) is constant at a fixed temperature. The law is applicable irrespective of amount of doping.

Mathematically the Law is Expressed as

$$np = n_i^2$$

where $n_i \rightarrow$ Intrinsic Carrier Concentration

Types of Semiconductors:



Intrinsic Semiconductor:

A pure Semiconductor is called intrinsic Semiconductor which has equal no. of electrons and holes.

Extrinsic Semiconductor:


Doped Semiconductor material is called Extrinsic Semiconductor. Adding impurities to a pure Semiconductor is called doping. The impurity modifies the electrical properties of the Semiconductor and makes it more suitable for electronic devices such as diodes & transistors.

P-type:

When a small amount of trivalent impurity is added to a pure semiconductor it is called P-type.


Trivalent impurities are also called acceptors. One acceptor impurity creates one hole in a p-type material and these holes are majority charge carriers.

Eg: Trivalent impurities are
Gallium, Boron (B) Indium



N-type:

When a small amount of pentavalent impurity is added to a pure semiconductor it is called n-type. Pentavalent impurities such as arsenic, bismuth, phosphorous & antimony are called donor atoms. One donor impurity creates one free electron in n-type material. These free electrons are majority charge carriers.



① b

Forbidden Gap Energy Levels:

Energy band:

The valence electrons possess highest energy level forms the covalent bonds, due to the coupling between the valence electrons the energy levels associated with the valence electrons merge into each other. This merging forms an energy band.

Similarly the energy levels of various electrons present in the first orbit, second orbit etc also merge to form the various energy bands.

②

a

The intrinsic Carrier Concentration(n_i) increases with temperature in both Ge and Si.

The intrinsic Carrier Concentration is the density of charge carriers in a pure Semiconductor material. It is higher in Ge than Si because Ge has a smaller energy band gap which makes it easier for electrons to be thermally excited from the valence band to the conduction band.

Intrinsic Carrier Concentration for Ge is $2.5 \times 10^{13} \text{ cm}^{-3}$ at 300K while for Si is $1.5 \times 10^{10} \text{ cm}^{-3}$

\therefore It can be concluded at room temperature Ge has a higher intrinsic carrier concentration than Si atom.

② b

Effect of temperature on Conductivity in Semiconductors:

As temperature increases mole number of electron-hole pairs are generated. Hence the concentration of free electrons(n) & holes (p) also increases.

This leads to increase the value of intrinsic concentration(n_i). As n_i increases, σ_i is also increases while its resistivity decreases.

In pure Ge at roomtemperature, there exists one pair of electron & hole for every 2×10^9 Ge atoms.

$$n_i^r = A_0 T^3 e^{-E_{g0}/kT}$$

This Equation shows the mathematical relation of intrinsic Carrier Concentration with temperature.

Where A_0 = Constant (independent of Temperature)

T = Absolute temperature in K

E_{g0} = forbidden energy gap at absolute zero temperature

Valence Band:


The energy band formed due to merging of energy levels associated with the valence electrons.

Conduction Band:

It is formed due to merging of energy levels associated with the free electrons.

Forbidden Band (g) gap:




The energy gap which is present separating the Conduction band & the Valence.



Significance of forbidden gap:

The forbidden energy gap is the energy required to move electrons from the Valence band to the Conduction band. Electrons in the Valence band are tightly bound to the nucleus, so they can't move freely. They need to absorb enough energy to excite from Valence band to Conduction band.


The size of the forbidden gap determines the type of material such as Conductor, Semiconductor (g) insulator.



In Conductors forbidden gap E_g is zero.

In Semiconductors: $E_g = 0.72\text{ eV}$ for Ge
 $E_g = 1.12\text{ eV}$ for Si

In insulators: E_g is about 7 eV approximately




$$K = \text{Boltzmann's Constant} = 8.62 \times 10^{-5} \text{ eV/K}$$


(3) a V-I characteristics of PN Junction diode:

The response of P-n junction can be easily indicated with the help of characteristics called V-I characteristics of P-n junction diode. It is the graph of Voltage applied across the P-n junction & the Current flowing through the P-n junction.

forward biased diode:




forward characteristics of a diode




As long as $V_f < V_y$ the current flowing is small. As V_f increases towards V_y the width of depletion region goes on reducing.

When $V_f > V_y$ the depletion region becomes very thin and current I_f increases suddenly. This increment is exponential in nature.

reverse biased diode:



reverse characteristics of a diode




As reverse voltage increases reverse current increases initially but after certain voltage, the current remains constant equal to reverse saturation current I_0 .

Saturation Current I_0 though reverse voltage is increased.

The voltage at which breakdown occurs is called Reverse breakdown voltage (V_{BR}).

Reverse current before the breakdown is very very small and can be practically neglected.

V-S characteristics of Si diode & Ge diode:



	V_f	I_o	Temperature
Si	0.7V	in nA	At higher temperature not easily damaged
Ge	0.3V	in mA	destroyed at higher temperature

Breakdown voltage of Ge <

Breakdown voltage of Si

③ b

Given data:

$$\text{At } 300^\circ\text{K} \quad V_T = 26 \text{ mV} = 26 \times 10^{-3} \text{ V}$$

$$V = 0.7 \text{ V} \text{ for } I = 2 \text{ mA} \quad \eta = 2 \text{ for Si}$$

Solution: Diode Current Equation is given by

$$I = I_o (e^{V/\eta V_T} - 1)$$

$$2 \times 10^{-3} = I_o (e^{0.7/2 \times 26 \times 10^{-3}} - 1) \Rightarrow 2 \times 10^{-3} = I_o (701.89 \times 10^3)$$


$$\therefore I_o = \frac{2 \times 10^{-3}}{701.89 \times 10^3} = 2.849 \text{ mA}$$

Now voltage increases to 0.75V $\therefore V = 0.75 \text{ V}$ then

$$I = I_o (e^{0.75/2 \times 26 \times 10^{-3}} - 1)$$


$$I = 2.849 \times 10^{-3} (e^{0.75/2 \times 26 \times 10^{-3}} - 1)$$

$$I = 5.23 \times 10^{-3} \text{ A} = 5.23 \text{ mA}$$



Operation :

- ✓ When power is turned on, the Capacitor C gets charged through D₁ to E_{sm} during first quarter cycle of the rectified output voltage.
- ✓ The next quarter cycle from 0 to π The capacitor C starts discharging through R_L.
- ✓ Once Capacitor gets charged to E_{sm} D₁ is reverse biased and turned off. So during $\pi/2$ to π Capacitor supplies load current. It discharges to point B.
- ✓ At point B, lying in the quarter π to $3\pi/2$ of the rectified output voltage, the o/p voltage exceeds capacitor voltage making D₂ forward biased. This charges capacitor back to E_{sm} at point C.
- ✓ The time required by capacitor C to charge to E_{sm} is small and only for this period D₂ is conducting.
- ✓ Again at point C, D₂ stops conducting & capacitor supplies load and starts discharging upto point D in the next quarter cycle of the rectified o/p voltage.
- ✓ At this point D₁ conducts to charge capacitor back to E_{sm}. In this manner with the help of capacitor filter, ripple factor value can be decreased. Thus the output can be made smoother, reducing the ripple content by selecting larger value of capacitor.



A to B Capacitor discharges

B to C Capacitor charges

4) b Ripple factor :

The amount of a.c Content present in the output can be mathematically expressed by a factor called Ripple factor, indicated by γ . It tells how smooth is the output. Less is the Ripple factor, better is the performance of the circuit.

$$\gamma = \frac{\text{Rms value of a.c Component of Output}}{\text{Average (R) d.c Component of Output}}$$

Peak Inverse Voltage (PIV) :

It is the peak voltage across the diode in the reverse direction. i.e when the diode is reverse biased. Diode must be selected based on the PIV rating & the circuit specifications.

% Regulation :

As the load current changes, load voltage changes. practically load voltage should remain constant. The concept of regulation is to study the effect of change in load current on the load voltage.

$$\% \text{ Voltage Regulation} = \frac{(V_{dc})_{NL} - (V_{dc})_{FL}}{(V_{dc})_{FL}} \times 100$$

% Rectification :

It signifies, how efficiently the rectifier circuit converts a.c power into d.c power.

$$\% \eta = \frac{P_{dc}}{P_{ac}}$$


Comparison :

Type of Rectifier / parameter	Ripple factor (γ)	PIV	$\% \eta$	$\% \text{ Regulation}$	Transformer utilization factor
Halfwave Rectifier	1.211	$E_{Sm} = \pi E_{DC}$	40.6%	$\frac{R_f}{R_L} \times 100$	0.287
Fullwave Rectifier	0.48	$2E_{Sm}$	81.2%	$\frac{R_f}{R_L} \times 100$	0.693

5a

Common Base Configuration

To understand complete electrical behaviour of a transistor it is necessary to study the interrelation of the various currents and voltages.



These relations can be plotted graphically known as characteristics of transistor.

- ✓ In Common Base Configuration, the input impedance is low and the output impedance is high.

Input Characteristics :


It is the curve between i/p Current I_E and input voltage V_{BE} at constant V_{CB} .

- ✓ V_{BE} is increased by keeping V_{CB} constant initially at zero and I_E is noted. Similarly V_{CB} is increased and I_E kept constant then V_{BE} is increased & the output current I_E noted.

✓ Input side is forward biased so the input resistance is small so for a small increase in V_{BE} there is rapid increase in the emitter current I_E .

✓ As the output voltage V_{CB} is increased the width of the depletion layer between emitterbase decreases and the Cutin voltage reduced.

✓ So the Curve shifts to the left side.




Output characteristics:



i_{tr} is the curve between Collector Current I_C & Collector base voltage V_{CB} at Constant Emitter Current I_E .

Current I_E :

- ✓ When the Input Current I_E is zero it is in Cutoff region and both the junctions are in reverse biased.
- ✓ In saturation region both emitter base junction & collector base junction are forward biased. It is the region which is to left of $V_{CB} = 0V$.
- ✓ In active region I_E is gradually increases and kept constant output voltage V_{CB} is increased further and the output current I_C almost remains constant. Hence in active region curve is almost flat. Output voltage causes only a very little change in output current.



(5) b Fixed Bias Circuit:



D.C. Equivalent Circuit

It is one of the stabilization techniques which allow I_B to vary so as to keep I_C relatively constant with variation in I_{Co} , β & V_{BE} .

It is the simplest d.c bias configuration.

DC Analysis:

For base circuit: Apply KVL

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\therefore I_B = \frac{V_{CC} - V_{BE}}{R_B} \Rightarrow I_c = \beta I_B$$

For Collector Circuit: Apply KVL

$$V_{CC} - I_c R_C - V_{CE} = 0$$

$$\therefore V_{CE} = V_{CC} - I_c R_C$$

From I_B Equation it is observed base current is controlled by R_B

& I_c is related to I_B . I_c is independent of R_C .

changing R_C value to any level will not affect the level of I_B & I_c as long as we remain in the active region of the device.

Stability factor of fixed bias circuit:

$$S = \frac{1 + \beta}{1 + \beta \left(\frac{\partial I_B}{\partial I_c} \right)}$$

w.r.t $I_B = \frac{V_{CC} - V_{BE}}{R_B}$

but V_{CC} & V_{BE} are constants and it doesn't contain I_c term

Hence $\frac{\partial I_B}{\partial I_c} = 0$

$$\therefore S = \frac{1 + \beta}{1 - 0} = 1 + \beta \Rightarrow$$

$$S = 1 + \beta$$

⑥ a

Current amplification factors

It is also known as Current gain and is the ratio of output current to input current. It is a measure of how much an analog amplifier boosts the strength of a signal.

The Current amplification factor depends on the mode of transistor

Current amplification factor of CE Configuration (β_{dc}):

$$\beta_{dc} = \frac{I_c}{I_B}$$

$\alpha_{dc} = \frac{I_c}{I_E}$ is for CB Configuration and $\gamma_{dc} = \frac{I_E}{I_B}$ for CC Configuration

there is a relation between α, β & γ

Now $I_E = I_c + I_B$

Divide both sides by I_B


$$\therefore \frac{I_E}{I_B} = \frac{I_c}{I_B} + \frac{I_B}{I_B} \Rightarrow \boxed{\gamma = \beta + 1}$$

W.K.T $\beta = \frac{\alpha}{1-\alpha} \Rightarrow \gamma = \frac{\alpha}{1-\alpha} + 1 \Rightarrow \boxed{\gamma = 1 + \beta = \frac{1}{1-\alpha}}$

⑥ b

Common Emitter Circuit of a junction transistor

In this Configuration Emitter terminal is made Common for Base & Collector terminals.




Output characteristics :

Active region :

As V_{ce} increased, reverse bias increases. This cause depletion region increases. This spread more in base than in collector, reducing the chances of recombination in the base. This increases the value of α_{dc} . This early effect causes collector current to rise more

sharply with increasing V_{ce} in the linear region.



In this region IP junction (J_E) is forward biased and OLP junction (J_C) is reverse biased.

Saturation region :


When both the junctions are forward biased the transistor operates in this region usually V_{CE} set larger between 0.1V to 0.3V.

Cutoff region :

When the input base current is = 0, the collector current is the reverse leakage current I_{C0} . The region below $I_B = 0$ is the Cutoff region. In this region both the junctions are in reverse biased mode.

7 a

Two Stage RC Coupled Amplifier:



✓ Output of Stage ① is coupled as input to the Stage ② with the help of Coupling Capacitor.

✓ Stage ① produces 180° phase shift at its output. It is fed to the Stage ② amplifier. Hence OLP of two stage amplifier is having 0° phase shift and amplified further.


$$A_{\text{overall}} = A_{v1} \times A_{v2} = \frac{V_{o2}}{V_s} = \frac{V_{o2}}{V_{o1}} \times \frac{V_{o1}}{V_s}$$

$$A_v = A_{v1} \times A_{v2}$$

Frequency Response :

B.W of Two stage < B.W of 1st stage

Gain of Two stage > Gain of 1st stage.




Pb Transistorized amplification parameters of CB Configuration

h-parameter model of CB amplifiers:

To find Current gain A_i^o :

$$A_i^o = \frac{I_L}{I_e} = -\frac{I_c}{I_e}$$



$$I_c = h_{fb} I_e + h_{rb} V_C = h_{fb} I_e + h_{rb} (-I_c R_L)$$

$$I_c (1 + h_{rb} R_L) = h_{fb} I_e$$

$$A_i^o = \frac{-I_c}{I_e} = \frac{-h_{fb}}{1 + h_{rb} R_L}$$

Input Resistance R_i^o :

$$R_i^o = \frac{V_e}{I_e}$$

$$V_e = h_{fb} I_e + h_{rb} V_C = h_{fb} I_e + h_{rb} (-I_c R_L)$$

Divide by I_e on both sides

$$\frac{V_e}{I_e} = h_{fb} + h_{rb} \left(-\frac{I_c}{I_e} \right) R_L$$

$$R_i^o = \frac{V_e}{I_e} = h_{fb} + h_{rb} A_i^o R_L$$

Voltage gain: $A_v = \frac{V_c}{V_e} = \frac{A_i I_e R_L}{V_e} = \frac{A_i R_L}{R_i^o} \Rightarrow \boxed{A_v = \frac{A_i R_L}{R_i^o}}$

Output admittance y_o : $y_o = \frac{I_c}{V_c} \Big|_{V_B=0}$

$$I_c = h_{fb} I_e + h_{ob} V_c$$

$$\frac{I_c}{V_c} = \frac{h_{fb} I_e}{V_c} + h_{ob}$$


kVL at o/p loop with $V_B=0$ then $R_g I_e + h_{rb} I_e + h_{rb} V_c = 0$
 $(R_g + h_{rb}) I_e = -h_{rb} V_c$

$$\frac{I_e}{V_c} = \frac{-h_{rb}}{R_g + h_{rb}}$$

$$y_o = \frac{I_c}{V_c} = h_{fb} \left(\frac{-h_{rb}}{R_g + h_{rb}} \right) + h_{ob}$$

$$\boxed{y_o = h_{ob} - \frac{h_{rb} h_{fb}}{R_g + h_{rb}}}$$

⑧ a Transistorized amplification parameters for CE Configuration



Current gain A_i^o :

$$A_i^o = \frac{I_L}{I_B} = -\frac{I_C}{I_B}$$

$$I_L = h_{fe} I_B + h_{oe} V_C = h_{fe} I_B + h_{oe} (-I_C R_L)$$

$$(1 + h_{oe}) I_C = h_{fe} I_B$$

⑧

$$\frac{I_C}{I_B} = \frac{h_{FE}}{1+h_{OE}R_L} \Rightarrow A_i^o = -\frac{I_C}{I_B} = \frac{-h_{FE}}{1+h_{OE}R_L}$$

✓ Input Resistance R_i^o :

$$R_i^o = \frac{V_b}{I_B} \quad \text{but} \quad V_b = h_{IE}I_B + h_{OE}V_C$$

$$\frac{V_b}{I_B} = h_{IE} + h_{OE}\frac{V_C}{I_B} = h_{IE} + h_{RE}\left(-\frac{I_C}{I_B}\right)R_L$$

$$R_i^o = h_{IE} + h_{OE}A_i^o R_L$$

Voltage Gain A_V :

$$A_V = \frac{V_C}{V_b} = \frac{A_i^o I_B R_L}{V_b} = \frac{A_i^o R_L}{R_i^o} \Rightarrow$$

$$A_V = \frac{A_i^o R_L}{R_i^o}$$

Output Admittance Y_o :

$$Y_o = \frac{I_C}{V_C} \Big|_{V_S=0}$$

$$I_C = h_{FE}I_B + h_{OE}V_C$$

$$\frac{I_C}{V_C} = \frac{h_{FE}I_B}{V_C} + h_{OE}$$

KVL at input loop with $V_S = 0$

$$R_g I_B + h_{IE} I_B + h_{RE} V_C = 0$$

$$(R_g + h_{IE}) I_B = -h_{RE} V_C \Rightarrow \frac{I_B}{V_C} = \frac{-h_{RE}}{R_g + h_{IE}}$$

$$\therefore Y_o = h_{OE} + h_{FE} \left(\frac{-h_{RE}}{R_g + h_{IE}} \right)$$

$$Y_o = h_{OE} - \frac{h_{RE}h_{FE}}{R_g + h_{IE}}$$


8

Comparison of transistorized Amplification parameters

parameter / configuration	Common base	Common Emitter	Common Collector
Current gain (A_i^o)	≈ 1 $A_i = \frac{-h_{fb}}{1+h_{ob}R_L}$	High $A_P = \frac{-h_{fe}}{1+h_{oe}R_L}$	High $A_P = \frac{-h_{fc}}{1+h_{oc}R_L}$
Voltage gain (A_v)	medium $A_v = \frac{A_i R_L}{R_i^o}$	medium $A_v = \frac{A_i R_L}{R_i^o}$	≈ 1 $A_v = \frac{A_i R_L}{R_i^o}$
I/O resistance (R_i)	very low ($2\text{m}\Omega$) $R_i = h_{ib} + h_{rb} A_i R_L$	low ($1\text{k}\Omega$) $R_i = h_{ie} + h_{re} R_L$	high ($500\text{k}\Omega$) $R_o = h_{oc} + h_{rc} R_L$
O/I resistance (R_o)	Very high ($1\text{M}\Omega$)	High ($40\text{k}\Omega$)	Low (50Ω)
O/I admittance (Y_o)	$h_{ob} - \frac{h_{rb} h_{fb}}{R_g + h_{ib}}$	$h_{oe} - \frac{h_{re} h_{fe}}{R_g + h_{ie}}$	$h_{oc} - \frac{h_{rc} h_{fc}}{R_g + h_{ic}}$

9

Construction of JFET : (n-channel)



Operation :

Case i : When $V_{GS} + V_{DS}$ both = 0
Drain Current doesn't flow $\therefore I_D = 0$

Case ii : When $V_{GS} = 0$ and vary V_{DS} i.e. $V_{DS} \geq 0$
 V_{DS} increases further maximum drain current I_D flows
when V_{GS} = Constant and vary V_{DS}


V_{DS} increases further drain current I_D increases.
At some value of V_{DS} drain current I_D cannot be increased
further due to reduction in channel width.

The voltage V_{DS} at which the current I_D reaches to its saturation level is called "pinchoff voltage".

Case iii : When $V_{GS} < 0$



When $V_{GS} = -1V$ is applied between gate & source, the gate channel functions are further reverse biased reducing the effective width of channel available for conduction. Because of this drain current will reduce and pinchoff voltage is reached at lower drain current.

Characteristics of n-channel JFET




Drain Characteristics



P-channel JFET : Substrate is n-type & channel is p-type bar



Qb N-channel MOSFET :




Circuit Symbol



Case i : When $V_{GS} + V_{DS} = 0$ No drain Current flows i.e. $I_D = 0$


Case ii : When $V_{GS} \geq 0$ & $V_{GS} = \text{Constant}$




→ When V_{GS} is negative electrons repelled by negative potential I_D decreases.

→ When V_{GS} is positive I_D increases

- ✓ $I_D = 0$ Corresponds to $V_{GS}(\text{off})$, $V_{GS}(\text{off}) = -V_p$
- ✓ $V_{GS} = 0$ Corresponds to I_{DSS}
- ✓ Both positive & negative values of V_{GS} can be used to bias depletion MOSFET



For P-channel Depletion MOSFET



10 a

Transconductance :

indicated by g_m

It is one of the important parameters of JFET.

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad | \quad V_{DS} = \text{Constant}$$

It can be measured from the transfer characteristics.

Amplification parameter : (a) Amplification factor (m):

In JFET, Drain to Source current (I_D) is controlled by gate to source voltage. The relation between output & input quantity is given by transconductance factor (g_m).

$$m = \left| \frac{\Delta V_{DS}}{\Delta V_{GS}} \right| \quad |I_D = \text{Constant}|$$

$$m = \frac{\Delta V_{DS}}{\Delta I_D} \times \frac{\Delta I_D}{\Delta V_{GS}} = g_d g_m$$

$$\therefore m = g_m h_d$$

Pinchoff voltage (V_p):

The pinchoff voltage in a MOSFET is the voltage at which the channel of the MOSFET closes.

It is the gate-source voltage level at which MOSFET enters saturation and the channel becomes effectively "pinched off".

$$V_{ds} = V_p = V_{gs} - V_T$$

V_{ds} → Drain to Source voltage

V_{gs} → Gate to Source voltage

V_T → Threshold voltage.

10
b

Comparison of FET and BJT

S.No	Parameter	FET	BJT
1.	Control element type	Voltage Controlled device	Current Controlled device
2.	Type of device	Unipolar	Bipolar
3.	Current Conduction	due to Majority Carriers	due to both majority & minority charge carriers
4.	terminals	Source, Gate & Drain	Emitter, Base & Collector
5.	Configurations	C S, CG & CD	C E, C B & C C
6.	Size	Small	Big
7.	Thermal Stability	is more	is less
8.	Sensitivity	Less Sensitivity to changes in applied voltage	Higher Sensitivity to changes in the applied signals.
9.	Thermal Runaway	Doesn't Exist	Exists
10.	Input Resistance	High	Low
11.	Thermal noise	Low	More
12.	Ratio of output to input (Amplification factor)	$g_m = \frac{\Delta I_o}{\Delta V_{gs}}$	$\beta = \frac{\Delta I_c}{\Delta I_B}$

Prepared By

M.S. B.V.R. Gowri
Asst. professor

ECE department
GVPCEW-(A)